•		•	—
(modified PTO-1449)	· · · · · · · · · · · · · · · · · · ·		 200
U.S. Department of Commerce Patent and Trademark Office		Complete if Known	 14 1 S
LIST OF REFERENCES CITED BY APPLICANT (use as many sheets as necessary)	Application Number: Filing Date: First Named Inventor: Group Art Unit: Examiner Name:	Not yet assigned Herewith Hung-Hsiang Jonathan CHAO Not yet assigned Not yet assigned	09/85 09/85 05/08

Attorney Docket No.: -Poly-17/APP

of

Sheet

OTHER REFERENCES - NON-PATENT LITERATURE DOCUMENTS					
Examiner Initials*	Cite No.1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume, issue number(s), publisher, country, where published, source	T²		
RUM	AA.	N. W. McKeown, "Scheduling Algorithms for Input-Queued Cell Switches", PhD Thesis, University of California at Berkeley, (1995).			
RUM	AB.	C. Y. Lee and A. Y. Oruc, "A Fast Parallel Algorithm for Routing Unicast Assignments in Benes Networks", <u>IEEE Trans. on Parallel and Distributed Sys.</u> , Vol. 6, No. 3, pp. 329-333 (March 1995).			
Run	AC.	T. T. Lee and S-Y Liew, "Parallel Routing Algorithms in Benes-Clos Networks", <u>Proc. IEEE INFOCOM '96</u> , pp. 279-286 (1996).			
pun'	AD.	N. McKeown, M. Izzard, A. Mekkittikul, W. Ellersick and M. Horowitz, "Tiny-Tera: A Packet Switch Core", <u>IEEE Micro.</u> , pp. 26-33 (Jan-Feb. 1997).			
RUN	AE.	T. Chaney, J. A. Fingerhut, M. Flucke, J. S. Turner, "Design of a Gigabit ATM Switch", Proc. IEEE INFOCOM '97, PP. 2-11 (April 1997).			
RIM	AF.	F. M. Chiussi, J. G. Kneuer, and V. P. Kumar, "Low-Cost Scalable Switching Solutions for Broadband Networking: The ATLANTA Architecture and Chipset", <u>IEEE Commun. Mag.</u> , pp. 44-53 (Dec. 1997).			
run	AG.	J. Turner and N. Yamanaka, "Architectural Choices in Large Scale ATM Switches", IEICE Trans. Commun., Vol. E81-B, No. 2, pp. 120-137 (Feb. 1998).			
RUM	AH.	H. J. Chao and J-S Park, "Centralized Contention Resolution Schemes for a Large-Capacity Optical ATM Switch", Proc. IEEE ATM Workshop '97, (Fairfax, VA, May 1998).			
REM	AI.	N. McKeown, "The iSLIP Scheduling Algorithm for Input-Queued Switches", <u>IEEE/ACM</u> Transactions on Networking, Vol. 7, No. 2, (April 1999).			
Rim	AJ.				
RIM	AK.	E. Oki, N. Yamanaka, Y. Ohtomo, K. Okazaki and R. Kawano, "A 10-Gb/s (1.25 Gb/s x 8) 4 x 2 0.25-µm CMOS/SIMOX ATM Switch Based on Scalable Distributed Arbitration", IEEE J. of Solid-State Circuits, Vol. 34, No. 12, pp. 1921-1934 (Dec. 1999).			
RUM	AL.	J. Chao, "Saturn: A Terabit Packet Switch Using Dual Round-Robin", <u>IEEE</u> <u>Communications Magazine</u> , pp. 78-84, (Dec. 2000).			

	Examiner Signature Angla L	Mushy	Date Considered //-10-04
--	----------------------------	-------	--------------------------

*EXAMINER: Initial if reference considered, whether or notitation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Unique citation designation number. 2 Applicant is to place a check mark here if English language translation is attached.